MOS INTEGRATED CIRCUIT μ**PD78F0058,78F0058Y**

8-BIT SINGLE-CHIP MICROCONTROLLERS

DESCRIPTION

E

The μ PD78F0058 is a product of the μ PD780058 Subseries in the 78K/0 Series and equivalent to the μ PD780058 with a flash memory in place of internal ROM. This device is incorporated with a flash memory which can be programmed without being removed from the substrate.

The μ PD78F0058Y is a products based on the μ PD78F0058, with an I²C bus interface supporting multimaster.

Functions are described in detail in the following user's manuals, which should be read when carrying out design work.

μPD780058, 780058Y Subseries User's Manual :U12013E 78K/0 Series User's Manual Instruction :U12326E

FEATURES

- Pin-compatible with mask ROM version (except VPP pin)
- Flash memory : 60 Kbytes^{Note 1}
- Internal high-speed RAM : 1024 bytes
- Internal expansion RAM : 1024 bytes^{Note 2}
- Buffer RAM : 32 bytes
- Power supply voltage : VDD = 2.7 to 5.5 V

Notes 1. The flash memory capacity can be changed with the memory size switching register (IMS).

2. The internal expansion RAM capacity can be changed with the internal expansion RAM size switching register (IXS).

RemarkFor the differences between the flash memory versions and the mask ROM versions, refer to1. DIFFERENCES BETWEEN μPD78F0058, 78F0058Y, AND MASK ROM VERSION.

APPLICATION FIELDS

Car audio systems, cellular phones, pagers, printers, AV equipment, cameras, PPCs, vending machines, etc.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.


ORDERING INFORMATION

	Part Number	Package
	μPD78F0058GC-8BT	80-pin plastic QFP (14 \times 14 mm)
	μPD78F0058GK-BE9	80-pin plastic TQFP (fine pitch) (12×12 mm, resin thickness 1.05 mm)
\star	µPD78F0058GK-9EU ^{Note}	80-pin plastic TQFP (fine pitch) (12 \times 12 mm, resin thickness 1.0 mm)
	μ PD78F0058YGC-8BT	80-pin plastic QFP (14 \times 14 mm)
	μ PD78F0058YGK-BE9	80-pin plastic TQFP (fine pitch) (12 \times 12 mm, resin thickness 1.05 mm)
*	μPD78F0058YGK-9EU ^{Note}	80-pin plastic TQFP (fine pitch) (12 \times 12 mm, resin thickness 1.0 mm)

Note Under development

★ 78K/0 SERIES LINEUP

The products in the 78K/0 Series are listed below. The names enclosed in boxes are subseries name.



The major functional differences among the subseries are listed below.

	Function	ROM		Tir	mer		8-Bit	10-Bit	8-Bit	Serial	1/0	VDD MIN	External
Subseries	Name	Capacity	8-bit	16-bit	Watch	WDT	A/D	A/D	D/A	Interface	I/O	Value	Expansion
Control	μPD78075B	32 K to 40K	4 ch	1 ch	1 ch	1 ch	8 ch	-	2 ch	3 ch (UART: 1 ch)	88	1.8 V	\checkmark
	μPD78078	48 K to 60K											
	μPD78070A	-									61	2.7 V	
	μPD780058	24 K to 60 K	2 ch							3 ch (time-division UART: 1 ch)	68	1.8 V	
	μPD78058F	48 K to 60 K								3 ch (UART: 1 ch)	69	2.7 V	
	μPD78054	16 K to 60 K										2.0 V	
	µPD780065	40 K to 48 K							-	4 ch (UART: 1 ch)	60	2.7 V	
	μPD780078	48 K to 60 K		2 ch			-	8 ch		3 ch (UART: 2 ch)	52	1.8 V	
	µPD780034A	8 K to 32 K		1 ch						3 ch (UART: 1 ch)	51		
	µPD780024A						8 ch	-					
	μPD78014H									2 ch	53		
	μPD78018F	8 K to 60 K											
	μPD78083	8 K to 16 K		-	-					1 ch (UART: 1 ch)	33		-
Inverter control	μPD780988	16 K to 60 K	3 ch	Note	-	1 ch	_	8 ch	-	3 ch (UART: 2 ch)	47	4.0 V	\checkmark
FIP	μPD780208	32 K to 60 K	2 ch	1 ch	1 ch	1 ch	8 ch	_	_	2 ch	74	2.7 V	_
drive	μPD780228	48 K to 60 K	3 ch	_	-					1 ch	72	4.5 V	
	µPD780232	16 K to 24 K					4 ch			2 ch	40		
	μPD78044H	32 K to 48 K	2 ch	1 ch	1ch		8 ch			1 ch	68	2.7 V	
	μPD78044F	16 K to 40 K								2 ch]		
LCD drive	μPD780308	48 K to 60 K	2 ch	1 ch	1ch	1 ch	8 ch	-	-	3 ch (time-division UART: 1 ch)	57	2.0 V	-
	μPD78064B	32 K								2 ch (UART: 1 ch)			
	μPD78064	16 K to 32 K											
Call ID	μPD780841	24 K to 32 K	1 ch	1 ch	1 ch	1 ch	2 ch	_	_	2 ch (UART: 1 ch)	57	2.7 V	_
Bus	μPD780948	60 K	2 ch	2 ch	1 ch	1 ch	8 ch	_	_	3 ch (UART: 1 ch)	79	4.0 V	\checkmark
interface	μPD78098B	40 K to 60 K		1 ch					2 ch		69	2.7 V	_
supported	μPD780814	32 K to 60 K		2 ch			12 ch		-	2 ch (UART: 1 ch)	46	4.0 V	1
Meter	μPD780958	48 K to 60 K	4 ch	2 ch	-	1 ch	_	_	_	2 ch (UART: 1 ch)	69	2.2 V	-
control	μPD780955	40 K	6 ch	1 ch]		1 ch			2 ch (UART: 2 ch)	50	1	
	μPD780852	32 K to 40 K	3 ch		1 ch		5 ch			3 ch (UART: 1 ch)	56	4.0 V	
	μPD780824	32 K to 60 K								2 ch (UART: 1 ch)	59	4.0 V]

Note 16-bit timer: 2 channels 10-bit timer: 1 channel

The major functional differences among the Y subseries are shown below.

	Function	ROM Capacity	Configuration of Serial Inte	rface	I/O	Vdd MIN.
Subserie	s Name					Value
Control	μPD78078Y	48 K to 60 K	3-wire/2-wire/l ² C 3-wire with automatic transmit/receive function	: 1 ch	88	1.8 V
	μPD78070AY	-	3-wire/UART	: 1 ch	61	2.7 V
	μPD780018AY	48 K to 60 K	3-wire with automatic transmit/receive function Time-division 3-wire I ² C bus (multimaster supported)	: 1 ch : 1 ch : 1 ch	88	
	μΡD780058Υ	24 K to 60 K	3-wire/2-wire/I ² C 3-wire with automatic transmit/receive function 3-wire/time-division UART	: 1 ch : 1 ch : 1 ch	68	1.8 V
	μ PD78058FY	48 K to 60 K	3-wire/2-wire/I ² C 3-wire with automatic transmit/receive function	: 1 ch	69	2.7 V
	μPD78054Y	16 K to 60 K	3-wire/UART	: 1 ch		2.0 V
	μΡD780078Υ	48 K to 60 K	3-wire UART 3-wire/UART I ² C bus (multimaster supported)	: 1 ch : 1 ch : 1 ch : 1 ch : 1 ch	52	1.8 V
	μPD780034AY	8 K to 32 K	UART	: 1 ch	51	1.8 V
	μPD780024AY	-	3-wire I ² C bus (multimaster supported)	: 1 ch : 1 ch		
	μΡD78018FY	8 K to 60 K	3-wire/2-wire/I ² C 3-wire with automatic transmit/receive function	: 1 ch : 1 ch	53	
LCD drive	μPD780308Y	48 K to 60 K	3-wire/2-wire/I ² C 3-wire/time-division UART 3-wire	: 1 ch : 1 ch : 1 ch	57	2.0 V
	μΡD78064Y	16 K to 32 K	3-wire/2-wire/l ² C 3-wire/UART	: 1 ch : 1 ch		

Remark The functions other than the serial interface are common to the Subseries without Y.

OVERVIEW OF FUNCTIONS

	Product Name	μPD78F0058	μPD78F0058Y			
Item						
Internal	Flash memory	60 Kbytes				
memory	High-speed RAM	1,024 bytes				
	Buffer RAM	32 bytes				
-	Expanded RAM	1,024 bytes				
Memory sp	ace	64 Kbytes				
General reg	gisters	8 bits \times 32 registers (8 bits \times 8 registers \times 4	banks)			
Minimum instruction	When main system clock is selected	0.4 µs/0.8 µs/1.6 µs/3.2 µs/6.4 µs/12.8 µs (@	25.0 MHz operation)			
execution time When subsystem clock is selected 122 μs (@32.768 kHz operation)						
Instruction	set	 16-bit operation Multiply/divide (8 bits × 8 bits, 16 bits ÷ 8 bit				
I/O ports		Total: 68 • CMOS input: 2 • CMOS I/O: 62 • N-ch open-drain I/O: 4				
A/D conver	ter	• 8-bit resolution \times 8 channels (V _{DD} = 2.7 to 5.5 V)				
D/A conver	ter	• 8-bit resolution \times 2 channels (V _{DD} = 2.7 to 5.5 V)				
Serial inter	face	3-wire serial I/O/SBI/2-wire serial	3-wire serial I/O/2-wire serial I/O/			
		I/O mode selectable: 1 channel I ² C mode selectable: 1 channel • 3-wire serial I/O mode (automatic data transmit/receive function for up to 32 bytes provided on chip): 1 channel • 3-wire/serial I/O/UART mode (time division transfer function provided on chip) selectable: 1 channel				
Timers		 16-bit timer/event counter: 1 channel 8-bit timer/event counter: 2 channels Watch timer: 1 channel Watchdog timer: 1 channel 				
Timer outp	uts	3 (14-bit PWM output \times 1)				
Clock outpo	ut	19.5 kHz, 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, 5.0 MHz (@5.0 MHz operation with main system clock) 32.768 kHz (@32.768 kHz operation with subsystem clock)				
Buzzer out	put	1.2 kHz, 2.4 kHz, 4.9 kHz, 9.8 kHz (@5.0 MHz operation with main system clock)				
Vectored	Maskable	Internal: 13, External: 6				
interrupt	Non-maskable	Internal: 1				
sources	Software	1				
Test inputs	i	Internal: 1, External: 1				
Supply volt	age	V _{DD} = 2.7 to 5.5 V				
Operating a	ambient temperature	$T_{A} = -40 \text{ to } +85^{\circ}\text{C}$				
Package		 80-pin plastic QFP (14 × 14 mm) 80-pin plastic TQFP (fine pitch) (12 × 12 mm, resin thickness 1.05 mm) 80-pin plastic TQFP (fine pitch) (12 × 12 mm, resin thickness 1.0 mm) 				

*


CONTENTS

	1.	PIN CONFIGURATION (TOP VIEW)	8
	2.	BLOCK DIAGRAM	10
	3.	DIFFERENCES BETWEEN μ PD78F0058, 78F0058Y, AND MASK ROM VERSIONS	
		3.1 Memory Size Switching Register (IMS)	
		3.2 Internal Expansion RAM Size Switching Register (IXS)	13
	4.	PIN FUNCTIONS	14
		4.1 Port Pins	14
		4.2 Non-Port Pins	16
		4.3 Pin I/O Circuits and Recommended Connection of Unused Pins	18
¥	5.	MEMORY SPACE	22
	6.	FLASH MEMORY PROGRAMMING	23
		6.1 Selection of Transmission Mode	23
		6.2 Function of Flash Memory Programming	24
		6.3 Connection of Flashpro III	24
		6.4 Example of Settings for Flashpro III (PG-FP3)	26
*	7.	ELECTRICAL SPECIFICATIONS	27
	8.	PACKAGE DRAWINGS	56
*	9.	RECOMMENDED SOLDERING CONDITIONS	59
	AP	PENDIX A. DEVELOPMENT TOOLS	61
	AP	PENDIX B. RELATED DOCUMENTS	64

1. PIN CONFIGURATION (TOP VIEW)

- 80-pin plastic QFP (14 × 14 mm) μPD78F0058GC-8BT, 78F0058YGC-8BT
- + 80-pin plastic TQFP (fine pitch) (12 \times 12 mm, resin thickness 1.05 mm) μ PD78F0058GK-BE9, 78F0058YGK-BE9
- 80-pin plastic TQFP (fine pitch) (12 \times 12 mm, resin thickness 1.0 mm) μ PD78F0058GK-9EU^{Note}, 78F0058YGK-9EU^{Note}

Note Under development



Cautions 1. Connect the VPP pin directly to Vss0 or Vss1 in normal operation mode. 2. Connect the AVss pin to Vss0.


Remarks 1. []: µPD78F0058Y only.

2. When the microcontroller is used in applications where the noise generated inside the microcontroller needs to be reduced, the implementation of noise reduction measures, such as supplying voltage to VDD0 and VDD1 individually and connecting VSS0 and VSS1 to different ground lines, is recommended.

PIN IDENTIFICATION

A8 to A15	: Address Bus	RD	: Read Strobe
AD0 to AD7	: Address/Data Bus	RESET	: Reset
ANI0 to ANI7	: Analog Input	RTP0 to RTP7	: Real-Time Output Port
ANO0, ANO1	: Analog Output	RxD0, RxD1	: Receive Data
ASCK	: Asychronous Serial Clock	SB0, SB1	: Serial Bus
ASTB	: Address Strobe	SCK0 to SCK2	: Serial Clock
AVREF0, AVREF1	: Analog Reference Voltage	SCL	: Serial Clock
AVss	: Analog Ground	SDA0, SDA1	: Serial Data
BUSY	: Busy	SI0 to SI2	: Serial Input
BUZ	: Buzzer Clock	SO0 to SO2	: Serial Output
INTP0 to INTP5	: Interrupt from Peripherals	STB	: Strobe
P00 to P05, P07	: Port 0	TI00, TI01	: Timer Input
P10 to P17	: Port 1	TI1, TI2	: Timer Input
P20 to P27	: Port 2	TO0 to TO2	: Timer Output
P30 to P37	: Port 3	TxD0, TxD1	: Transmit Data
P40 to P47	: Port 4	Vdd0, Vdd1	: Power Supply
P50 to P57	: Port 5	Vpp	: Programming Power Supply
P60 to P67	: Port 6	Vsso, Vss1	: Ground
P70 to P72	: Port 7	WAIT	: Wait
P120 to P127	: Port 12	WR	: Write Strobe
P130, P131	: Port 13	X1, X2	: Crystal (Main System Clock)
PCL	: Programmable Clock	XT1, XT2	: Crystal (Subsystem Clock)

2. BLOCK DIAGRAM





3. DIFFERENCES BETWEEN $\mu \text{PD78F0058},$ 78F0058Y, AND MASK ROM VERSIONS

The μ PD78F0058 and 78F0058Y are products provided with a flash memory which enables on-board reading, erasing, and rewriting of programs with device mounted on target system. The functions of the μ PD78F0058 and 78F0058Y (except the functions specified for flash memory and mask option of P60 to P63 pins) can be made the same as those of the mask ROM versions by setting the memory size switching register (IMS) and internal expansion RAM size switching register (IXS).

Table 3-1 shows the differences between the flash memory version (μ PD78F0058, 78F0058Y) and the mask ROM versions (μ PD780053, 780054, 780055, 780056, 780058, 780053Y, 780054Y, 780055Y, 780056Y, and 780058Y).

Item	μ PD78F0058	μ PD78F0058Y	Mask ROM	1 Versions
			μ PD780058 Subseries	μPD780058Y Subseries
Internal ROM structure	Flash memory		Mask ROM	•
Internal ROM capacity	60 Kbytes		μPD780053, 780 μPD780054, 780 μPD780055, 780 μPD780056, 780 μPD780056, 780	054Y : 32 Kbytes 055Y : 40 Kbytes 056Y : 48 Kbytes
Internal expansion RAM capacity	1024 bytes		μPD780053, 780 μPD780054, 780 μPD780055, 780 μPD780056, 780 μPD780056, 780	054Y:None 055Y:None
Internal ROM capacity changeable/not changeable with memory size switching register (IMS)	Changeable ^{Note}	1	Not changeable	
Internal expansion RAM capacity changeable/not changeable with internal expansion RAM size switching register (IXS)	Changeable ^{Note}	2	Not changeable	
Supply voltage	V _{DD} = 2.7 to 5.5	V	V _{DD} = 1.8 to 5.5 V	/
IC pin	Not provided		Provided	
VPP pin	Provided		Not provided	
P60 to P63 pin mask option with internal pull-up resistors	Not provided		Provided	
Serial interface (SBI)	Provided	Not provided	Provided	Not provided
Serial interface (I ² C)	Not provided	Provided	Not provided	Provided

Table 3-1. Differences between μ PD78F0058, 78F0058Y and Mask ROM Versions

*

Notes 1. Flash memory is set to 60 Kbytes by RESET input.

- 2. Internal expansion RAM is set to 1024 bytes by RESET input.
- Caution The noise resistance and noise radiation differ between flash memory versions and mask ROM versions. When considering the replacement of flash memory versions with mask ROM versions in the process from trial manufacturing to mass production, adequate evaluation should be carried out using CS products (not ES products) of mask ROM versions.


Remark Only the μ PD780058, 780058Y, 78F0058, and 78F0058Y are provided with IXS.


3.1 Memory Size Switching Register (IMS)

This register sets a part of internal memory unused by software. The memory mapping can be made the same as that of mask ROM versions with different types of internal memory (ROM and RAM) by setting the memory size switching register (IMS).

The IMS is set with an 8-bit memory manipulation instruction.

RESET input sets the IMS to CFH.





Note When using external device expansion function, set the internal ROM capacity to less than 56 Kbytes.

Table 3-2 shows the IMS set value to make the memory mapping the same as those of mask ROM versions.

Table 3-2.	Set Value	of Memory	Size	Switching	Register
------------	-----------	-----------	------	-----------	----------

Target Mask ROM Versions	IMS Set Value
μPD780053, 780053Y	C6H
μPD780054, 780054Y	C8H
μPD780055, 780055Υ	САН
μPD780056, 780056Υ	ССН
μPD780058, 780058Y	CFH

3.2 Internal Expansion RAM Size Switching Register (IXS)

This register sets the internal expansion RAM capacity by software. The memory mapping can be made the same as that of mask ROM versions with different types of internal expansion RAM by setting the internal expansion RAM size switching register (IXS).

The IXS is set with an 8-bit memory manipulation instruction.

RESET input sets the IXS to 0AH.

Figure 3-2. Format of Internal Expansion RAM Size Switching Register




Table 3-3 shows the IXS set value to make the memory mapping the same as those of mask ROM versions.

Table 3-3. Set Value of Internal Expansion RAM Size Switching Register

Target Mask ROM Versions	IMS Set Value
μPD780053, 780053Υ	0CH
μPD780054, 780054Υ	
μPD780055, 780055Υ	
μPD780056, 780056Υ	
μPD780058, 780058Υ	0AH

4. PIN FUNCTIONS

4.1 Port Pins (1/2)

Pin Name	I/O		Function	After Reset	Alternate Function
P00	Input	Port 0	Input only	Input	INTP0/TI00
P01	I/O	7-bit input/output port	Input/output can be specified in 1-bit units.	Input	INTP1/TI01
P02			When used as an input port, an on-chip pull-up		INTP2
P03			resistor can be specified by means of software.		INTP3
P04					INTP4
P05					INTP5
P07 ^{Note 1}	Input	-	Input only	Input	XT1
P10 to P17	I/O	Port 1 8-bit input/output port Input/output can be sped When used as an input specified by means of se	port, an on-chip pull-up resistor can be	Input	ANI0 to ANI7
P20	I/O	Port 2		Input	SI1
P21		8-bit input/output port			SO1
P22		Input/output can be spec When used as an input		SCK1	
P23		specified by means of software.			STB/TxD1
P24				BUSY/RxD1	
P25				SI0/SB0 [/SDA0]	
P26				SO0/SB1 [/SDA1]	
P27				SCK0 [/SCL]	
P30	I/O	Port 3		Input	TO0
P31		8-bit input/output port	aifinal to d his conten		TO1
P32		Input/output can be spec When used as an input		TO2	
P33]	by means of software.			TI1
P34					TI2
P35					PCL
P36					BUZ
P37					-
P40 to P47	I/O		port, an on-chip pull-up resistor can be oftware. The test input flag (KRIF) is set to 1	Input	AD0 to AD7

Notes 1. When using the P07/XT1 pins as an input port, set bit 6 (FRC) of the processor clock control register (PCC) to 1. Do not use the on-chip feedback resistor of the subsystem clock oscillator.

2. When using the P10/ANI0 to P17/ANI7 pins as the A/D converter analog input pins, set port 1 to the input mode. At this time, on-chip pull-up resistors are automatically disconnected.

Remark []: μ PD78F0058Y only.

4.1 Port Pins (2/2)

Pin Name	I/O		Function	After Reset	Alternate Function
P50 to P57	I/O	Port 5 8-bit input/output port LEDs can be driven directly. Input/output can be specified When used as an input port, a means of software.	in 1-bit units. n on-chip pull-up resistor can be specified by	Input	A8 to A15
P60	I/O	Port 6	N-ch open-drain input/output port	Input	-
P61		8-bit input/outport port Input/output can be specified	LEDs can be driven directly.		
P62		in 1-bit units.			
P63					
P64			When used as an input port, an on-chip		RD
P65			pull-up resistor can be specified by means of software.		WR
P66			or sortware.		WAIT
P67					ASTB
P70	I/O	Port 7		Input	SI2/RxD0
P71		3-bit input/output port Input/output can be specified	in 1-bit units		SO2/TxD0
P72			n on-chip pull-up resistor can be specified by		SCK2/ASCK
P120 to P127	I/O	Port 12 8-bit input/output port Input/output can be specified When used as an input port, means of software.	in 1-bit units. on-chip pull-up resistor can be specified by	Input	RTP0 to RTP7
P130, P131	I/O	Port 13 2-bit input/output port Input/output can be specified When used as an input port, a means of software.	in 1-bit units. n on-chip pull-up resistor can be specified by	Input	ANO0, ANO1

4.2 Non-Port Pins (1/2)

Pin Name	I/O	Function	After Reset	Alternate Function
INTP0	Input	External interrupt request input for which the valid edge (rising edge,	Input	P00/TI00
INTP1		falling edge, or both rising edge and falling edges) can be specified.		P01/TI01
INTP2				P02
INTP3				P03
INTP4				P04
INTP5				P05
S10	Input	Serial interface serial data input	Input	P25/SB0 [/SDA
SI1				P20
SI2				P70/RxD
SO0	Output	Serial interface serial data output	Input	P26/SB1 [/SDA
SO1				P21
SO2				P71/TxD
SB0	I/O	Serial interface serial data input/output	Input	P25/SI0 [/SDA0
SB1				P26/SO0 [/SDA
SDA0		µPD78F0058Y only		P25/SI0/SB0
SDA1				P26/SO0/SB
SCK0	I/O	Serial interface serial clock input/output	Input	P27 [/SCL]
SCK1				P22
SCK2				P72/ASCK
SCL		μPD78F0058Y only	-	P27/SCK0
STB	Output	Serial interface automatic transmit/receive strobe output	Input	P23/TxD1
BUSY	Input	Serial interface automatic transmit/receive busy input	Input	P24/RxD1
RxD0	Input	Asynchronous serial interface serial data input	Input	P70/SI2
RxD1				P24/BUSY
TxD0	Output	Asynchronous serial interface serial data output	Input	P71/SO2
TxD1				P23/STB
ASCK	Input	Asynchronous serial interface serial clock input	Input	P72/SCK2
TI00	Input	External count clock input to the 16-bit timer (TM0)	Input	P00/INTP0
TI01		Capture trigger signal input to the capture register (CR00)		P01/INTP1
TI1		External count clock input to the 8-bit timer (TM1)		P33
TI2		External count clock input to the 8-bit timer (TM2)		P34
TO0	Output	16-bit timer (TM0) output (also used for 14-bit PWM output)	Input	P30
TO1		8-bit timer (TM1) output		P31
TO2		8-bit timer (TM2) output		P32
PCL	Output	Clock output (for trimming of main system clock and subsystem clock)	Input	P35
BUZ	Output	Buzzer output	Input	P36
RTP0 to RTP7	Output	Real-time output port from which data is output in synchronization with a trigger	Input	P120 to P12
AD0 to AD7	I/O	Lower address/data bus for expanding memory externally	Input	P40 to P47

Remark []: μ PD78F0058Y only.

4.2 Non-Port Pins (2/2)

Pin Name	I/O	Function	After Reset	Alternate Function
A8 to A15	Output	Higher address bus for expanding memory externally	Input	P50 to P57
RD	Output	Strobe signal output for reading from external memory	Input	P64
WR		Strobe signal output for writing to external memory		P65
WAIT	Input	Wait insertion at external memory access	Input	P66
ASTB	Output	Strobe output that externally latches address information output to ports 4 and 5 to access external memory.	Input	P67
ANI0 to ANI7	Input	A/D converter analog input	Input	P10 to P17
ANO0, ANO1	Output	D/A converter analog output	Input	P130, P131
AV _{REF0}	Input	A/D converter reference voltage input (also used for analog power supply)	-	-
AV _{REF1}	Input	D/A converter reference voltage input	-	-
AVss	-	A/D converter and D/A converter ground potential Use at the same potential as V_{SS0} .	-	-
RESET	Input	System reset input	-	_
X1	Input	Connecting crystal resonator for main system clock oscillation	-	-
X2	-		_	-
XT1	Input	Connecting crystal resonator for subsystem clock oscillation	Input	P07
XT2	-		_	-
Vddo	-	Port block positive power supply	-	-
Vsso	-	Port block ground potential	-	-
Vdd1	-	Positive power supply (except for port and analog blocks)	-	-
Vss1	_	Ground potential (except for port and analog blocks)	_	-
Vpp	-	Setting flash memory programming mode. Applying high voltage for program write/verify. Connect directly to V _{SS0} or V _{SS1} in normal operation mode.	_	_

4.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 4-1. For the input/output circuit configuration of each type, see Figure 4-1.


Pin Name	Input/Output Circuit Type	I/O	Recommended Connection
P00/INTP0/TI00	2	Input	Connect to Vsso.
P01/INTP1/TI01	8-C I/O	Input : Independently connect to Vsso via a resistor.	
P02/INTP2			Output : Leave open.
P03/INTP3			
P04/INTP4			
P05/INTP5			
P07/XT1	16	Input	Connect to VDD0.
P10/ANI0 to P17/ANI7	11-D	I/O	Input : Independently connect to VDD0 or VSS0 via a resistor.
P20/SI1	8-C	-	Output : Leave open.
P21/SO1	5-H	1	
P22/SCK1	8-C	1	
P23/STB/TxD1	5-H	1	
P24/BUSY/RxD1	8-C	1	
P25/SI0/SB0 [/SDA0]	10-B	-	
P26/SO0/SB1 [/SDA1]	-		
P27/SCK0 [/SCL]	-		
P30/TO0	5-H	-	
P31/TO1	-		
P32/TO2			
P33/TI1	8-C		
P34/TI2			
P35/PCL	5-H		
P36/BUZ			
P37			
P40/AD0 to P47/AD7	5-N		Input : Independently connect to VDD0 via a resistor. Output : Leave open.
P50/A8 to P57/A15	5-H		Input : Independently connect to V _{DD0} or V _{SS0} via a resistor. Output : Leave open.
P60 to P63	13-K	-	Input : Independently connect to VDD0 via a resistor. Output : Leave open.
P64/RD	5-H	1	Input : Independently connect to VDD0 or VSS0 via a resistor.
P65/WR			Output : Leave open.
P66/WAIT	1		
P67/ASTB	1		

Remark []: μ PD78F0058Y only.

Pin Name	Input/Output Circuit Type	I/O	Recommended Connection
P70/SI2/RxD0	8-C	I/O	Input : Independently connect to VDD0 or VSS0 via a resistor.
P71/SO2/TxD0	5-H		Output : Leave open.
P72/SCK2/ASCK	8-C		
P120/RTP0 to P127/RTP7	5-H		
P130/ANO0, P131/ANO1	12-C	-	Input : Independently connect to V _{SS0} via a resistor. Output : Leave open.
RESET	2	Input	-
XT2	16	-	Leave open.
AVREFO	_		Connect to Vsso.
AV _{REF1}			Connect to VDD0.
AVss			Connect to Vsso.
Vpp			Connect directly to Vsso or Vsso.

Table 4-1. Input/Output Circuit Type of Each Pin (2/2)








Figure 4-1. Pin Input/Output Circuits (2/2)

★ 5. MEMORY SPACE

Figure 5-1 shows the memory map of the μ PD78F0058 and 78F0058Y.




Figure 5-1. Memory Map

Note The area between F000H and F3FFH cannot be used when the flash memory size is 60 Kbytes. This area can be used by setting the flash memory size to 56 Kbytes or less with the memory size switching register (IMS).

6. FLASH MEMORY PROGRAMMING

The program memory provided in the μ PD78F0058 and 78F0058Y is flash memory.

- Writing to a flash memory can be performed without removing the memory from the target system (on-board).
- Writing is performed connecting the dedicated flash programmer (Flashpro III (part number : FL-PR3, PG-FP3) to the host machine and the target system.

Remark FL-PR3 is a product of Naito Densei Machida Mfg. Co., Ltd.

6.1 Selection of Transmission Mode

Writing to a flash memory is performed using the Flashpro III with a serial transmission mode. One of the transmission mode is selected from those in Table 6-1. The selection of the transmission mode is made by using the format shown in Figure 6-1. Each transmission mode is selected by the number of V_{PP} pulses shown in Table 6-1.

Transmission Mode	Channels	Pin	VPP Pulses
3-wire serial I/O	3	P27/SCK0 [/SCL]	0
		P26/SO0/SB1 [/SDA1]	
		P25/SI0/SB0 [/SDA0]	
		P22/SCK1	1
		P21/SO1	
		P20/SI1	
		P72/SCK2/ASCK	2
		P71/SO2/TxD0	
		P70/SI1/RxD0	
UART	2	P71/SO2/TxD0	8
		P70/SI2/RxD0	
		P23/TxD1	9
		P24/RxD1	
Pseudo 3-wire serial I/O ^{Note}	1	P32/TO2 (serial clock input/output)	12
		P31/TO1 (serial data output)	
		P30/TO0 (serial data input)	


Table 6-1.	List of	Transmission	Mode
	LIO (0)	i i anomiooron	moao

Note Serial transmission is performed by controlling the port using software.

Caution Select a communication mode always using the number of VPP pulses shown in Table 6-1.

Remark []: μ PD78F0058Y only.

Figure 6-1. Format of Transmission Mode Selection



★ 6.2 Function of Flash Memory Programming

Operations such as writing to a flash memory are performed by various command/data transmission and reception operations according to the selected transmission mode. Table 6-2 shows major functions of flash memory programming.

Functions	Descriptions
Batch delete	Deletes the entire memory contents.
Batch blank check	Checks the deletion status of the entire memory.
Data write	Performs write to the flash memory based on the write start address and the number of data to be written (number of bytes).
Batch verify	Compares the entire memory contents with the input data.

Table 6-2. Major Functions of Flash Memory Programming

★ 6.3 Connection of Flashpro III

The connection of the Flashpro III and the μ PD78F0058 and 78F0058Y differs according to the transmission mode (3-wire serial I/O, UART, pseudo 3-wire). The connection for each transmission mode is shown in Figures 6-2 to 6-4.

Figure 6-2. Connection of Flashpro III for 3-wire Serial I/O Mode






Figure 6-3. Connection of Flashpro III for UART Mode







Note n = 1, 2

6.4 Example of Settings for Flashpro III (PG-FP3)

Make the following setting when writing to flash memory using Flashpro III (PG-FP3)

- <1> Load the parameter file.
- <2> Select serial mode and serial clock using the type command.
- <3> An example of the settings for the PG-FP3 is shown below.

Table 6-3. Example of Settings for PG-FP3

Communication Mode	Example of Setting for F	PG-FP3	Number of VPP PulsesNote 1
3-wire serial I/O	COMM PORT	SIO-ch0/1/2	0/1/2
	CPU CLK	On Target Board	
		In Flashpro	
	On Target Board	4.1943 MHz	-
	SIO CLK	1.0 MHz	
	In Flashpro	4.0 MHz	
	SIO CLK	1.0 MHz	
UART	COMM PORT	UART-ch0/1	8/9
	CPU CLK	On Target Board	
	On Target Board	4.1943 MHz	
	UART BPS	9600 bps ^{Note 2}	
Pseudo 3-wire	COMM PORT	PortA	12
	CPU CLK	On Target Board	
		In Flashpro	
	On Target Board	4.1943 MHz	
	SIO CLK	1.0 kHz	
	In Flashpro	4.0 MHz	1
	SIO CLK	1.0 kHz]

- **Notes 1.** The number of VPP pulses supplied from Flashpro III when serial communication is initialized. The pins to be used for communication are determined according to the number of these pulses.
 - 2. Select one of 9600 bps, 19200 bps, 38400 bps, or 768000 bps.

Remark	COMM PORT	: Selection of serial port
SIO CLK		: Selection of serial clock frequency
	CPU CLK	: Selection of source of CPU clock to be input

★ 7. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ($T_A = 25^{\circ}C$)

Parameter	Symbol		Conditions		Ratings	Unit
Supply voltage	Vdd				-0.3 to +6.5	V
	Vpp				-0.3 to +10.5	V
	AV _{REF0}				-0.3 to V _{DD} + 0.3	V
	AV _{REF1}				-0.3 to V _{DD} + 0.3	V
	AVss				-0.3 to +0.3	V
Input voltage	VI1		I0-P17, P20-P27, P3 7, P70-P72, P120-P1 ∋ET		-0.3 to V _{DD} + 0.3	
	VI2	P60-P63	N-ch open drain		-0.3 to +16	V
Output voltage	Vo		ł		-0.3 to V _{DD} + 0.3	V
Analog input voltage	Van	P10-P17	Analog input pin		AVss - 0.3 to AVREF0 + 0.3	V
Output current, high	Іон	Per pin		-10	mA	
		Total for P01-P05, P30-P37, P56, P57, P60-P67, P120-P127			-15	mA
		Total for P10-P17, P20-P27, P40-P47, P50-P55, P70-P72, P130, P131			-15	mA
Output	_{OL} Note	Per pin Peak value rms value		Peak value	30	mA
current, low				rms value	15	mA
		Total for P50-P55	i	Peak value	100	mA
				rms value	70	mA
		Total for P56, P5	Total for P56, P57, P60-P63 Pea		100	mA
				rms value	70	mA
		Total for P10-P17	, P20-P27,	Peak value	50	mA
		P40-P47, P70-P72, P130, P131		rms value	20	mA
		Total for P01-P05	Total for P01-P05, P30-P37,		50	mA
		P64-P67, P120-P127 rms value		20	mA	
Operating ambient	TA	During normal op	eration		-40 to +85	°C
temperature		During flash mem	ory programming		10 to 40	°C
Storage temperature	Tstg				-65 to +125	°C

Note The rms value should be calculated as follows: [rms value] = [Peak value] $\times \sqrt{\text{Duty}}$

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	X2 X1 VPP	Oscillation frequency (fx) ^{Note 1}	VDD = Oscillation voltage range	1.0		5.0	MHz
		Oscillation stabilization time ^{Note 2}	After V _{DD} reaches oscillation voltage range MIN.			4	ms
Crystal resonator	X2 X1 VPP	Oscillation frequency (fx) ^{Note 1}		1.0		5.0	MHz
		Oscillation	VDD = 4.5 to 5.5 V			10	ms
		stabilization time ^{Note 2}				30	
External clock	X2 X1	X1 input frequency (fx) ^{Note 1}		1.0		5.0	MHz
		X1 input high-/low-level width (txH, txL)		85		500	ns

Main System Clock Oscillator Characteristics (T_A = -40 to $+85^{\circ}$ C, V_{DD} = 2.7 to 5.5 V)

- Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
 - 2. Time required to stabilize oscillation after reset or STOP mode release.

Cautions 1. When using the main system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss1.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. When the main system clock is stopped and the system is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.
- **Remark** For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	VPP XT2 XT1	Oscillation frequency (f _{XT}) ^{Note 1}		32	32.768	35	kHz
		Oscillation	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		1.2	2	s
		stabilization time ^{Note 2}				10	
External clock	XT2 XT1	XT1 input frequency (f _{XT}) ^{Note 1}		32		100	kHz
		XT1 input high-/low-level width (txTH, txTL)		5		15	μs

Subsystem Clock Oscillator Characteristics (TA = -40 to $+85^{\circ}$ C, VDD = 2.7 to 5.5 V)

- Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
 - 2. Time required to stabilize oscillation after VDD reaches oscillation voltage range MIN.
- Cautions 1. When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.
 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss1.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - 2. The subsystem clock oscillator is designed as a low-amplitude circuit for reducing current consumption, and is more prone to malfunction due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.
- **Remark** For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

Parameter	Symbol	Con	MIN.	TYP.	MAX.	Unit	
Input capacitance	Сім	f = 1 MHz Unmeasured pins returned to 0 V.				15	pF
I/O capacitance	Сю	f = 1 MHz Unmeasured pins returned to 0 V.	P01-P05, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P64-P67, P70-P72, P120-P127, P130, P131			15	pF
			P60-P63			20	pF

Capacitance ($T_A = 25^{\circ}C$, $V_{DD} = V_{SS} = 0 V$)

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	Vih1	P10-P17, P21, P23, P30-P32, P35-P37, P40-P47, P50-P57, P64-P67, P71, P120-P127, P130, P131	V _{DD} = 2.7 to 5.5 V	0.7V _{DD}		MAX. VDD VDD VDD VDD 15 VDD VDD VDD 0.3VDD 0.3VDD 0.2VDD 0.2VDD 0.2VDD 0.1VDD 2.0 0.4	V
	VIH2	P00-P05, P20, P22, P24-P27, P33, P34, P70, P72, RESET	V _{DD} = 2.7 to 5.5 V	0.8Vdd		Vdd	V
	Vінз	P60-P63 (N-ch open drain)	V _{DD} = 2.7 to 5.5 V	0.7Vdd		VDD VDD VDD 15 VDD VDD 0.3VDD 0.3VDD	V
	VIH4	X1, X2	V _{DD} = 2.7 to 5.5 V	Vdd - 0.5		Vdd	V
	VIH5	XT1/P07, XT2	$4.5~V \le V_{\text{DD}} \le 5.5~V$	0.8Vdd		Vdd 0.3Vdd	V
			$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.5 \text{ V}$	0.9Vdd		Vdd	V
Input voltage, Iow	VIL1	P10-P17, P21, P23, P30-P32, P35-P37, P40-P47, P50-P57, P64-P67, P71, P120-P127, P130, P131	V _{DD} = 2.7 to 5.5 V	0			V
	VIL2 P00-P05, P20, P22, P24-P27, P33, P34, P70, P72, RESET VDD = 2.7 to 5.5 V 0		0.2Vdd	V			
	VIL3	P60-P63	$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	0	0.3Vdd	V	
			$2.7~\text{V} \leq \text{V}_{\text{DD}} < 4.5~\text{V}$	0		0.2Vdd	V
	VIL4	X1, X2	VDD = 2.7 to 5.5 V	0		0.4	V
	VIL5	XT1/P07, XT2	$4.5~V \le V_{\text{DD}} \le 5.5~V$	0		0.2Vdd	V
			$2.7~\text{V} \leq \text{V}_{\text{DD}} < 4.5~\text{V}$	0		0.1Vdd	V
Output voltage,	Vон	V _{DD} = 4.5 to 5.5 V, Iон = -1 mA		Vdd - 1.0			V
high		Іон = -100 <i>µ</i> А		Vdd - 0.5			V
Output voltage, low	Vol1	P50-P57, P60-P63	V _{DD} = 4.5 to 5.5 V, I _{OL} = 15 mA		0.4	2.0	V
		P01-P05, P10-P17, P20-P27, P30-P37, P40-P47, P64-P67, P70-P72, P120-P127, P130, P131	V, VDD = 4.5 to 5.5 V, 0.4 V, IoL = 1.6 mA 0.4	0.4	V		
	Vol2	SB0, SB1, SCK0	V_{DD} = 4.5 to 5.5 V, open drain, pulled-up (R = 1 k Ω)			0.2Vdd	V
	Vol3	IoL = 400 μA				0.2VDD 0.1VDD 2.0 0.4	V

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

DC Characteristics	$T_{A} = -40 \text{ to } +85^{\circ}\text{C},$	VDD = 2.7 to 5.5 V)
---------------------------	--	---------------------

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Input leakage ILIH1 current, high		Vin = Vdd	P00-P05, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P72, P120-P127, P130, P131, RESET			3	μΑ
	ILIH2		X1, X2, XT1/P07, XT2			20	μΑ
	Ілнз	Vin = 15 V	P60 to P63			80	μA
Input leakage current, low			P00-P05, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P64-P67, P70-P72, P120-P127, P130, P131, RESET			-3	μΑ
	ILIL2		X1, X2, XT1/P07, XT2			-20	μA
	Ilil3		P60-P63			-3 ^{Note 1}	μΑ
Output leakage current, high	Ігон	Vout = Vdd				3	μΑ
Output leakage current, low	Ilol	Vout = 0 V	Vout = 0 V			-3	μΑ
Software pull-up resistor ^{Note 2}	R	-	V _{IN} = 0 V, P01-P05, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P64-P67, P70-P72, P120-P127, P130, P131		30	90	kΩ

Notes 1. A low-level input leakage current of $-200 \ \mu$ A (MAX.) flows only for 1.5 clocks (without wait) after a read instruction has been executed to port 6 (P6) or port mode register 6 (PM6). At times other than this 1.5-clock interval, a $-3 \ \mu$ A (MAX.) current flows.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

^{2.} Software pull-up resistor can only be used within the range V_{DD} = 2.7 to 5.5 V.

Parameter	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Power supply		5.0 MHz crystal oscillation	Vdd = 5.0 V ±10% ^{Note 1}		6.2	12.5	mA
currentNote 5		operating mode (fxx = 2.5 MHz) ^{Note 3}	VDD = 3.0 V ±10% ^{Note 2}			mA	
		5.0 MHz crystal oscillation	VDD = 5.0 V ±10% ^{Note 1}		13.1	25.7	mA
		operating mode (fxx = 5.0 MHz) ^{Note 4}	VDD = 3.0 V ±10% ^{Note 2}		2.1	4.9	mA
	IDD2	5.0 MHz crystal oscillation HALT mode (fxx = 2.5 MHz) ^{Note 3}	Vdd = 5.0 V ±10%				
			Peripheral functions operating			5.6	mA
			Peripheral functions not operating		1.0	2.8	mA
			VDD = 3.0 V ±10%				
			Peripheral functions operating			2.9	mA
			Peripheral functions not operating		0.44	1.1	mA
		5.0 MHz crystal oscillation HALT mode (fxx = 5.0 MHz) ^{Note 4}	VDD = 5.0 V ±10%				
			Peripheral functions operating			8.4	mA
			Peripheral functions not operating		1.3	3.1	mA
			VDD = 3.0 V ±10%				
			Peripheral functions operating			4.5	mA
			Peripheral functions not operating		0.6	1.5	mA
	IDD3Note 5	32.768 kHz crystal oscillation	VDD = 5.0 V ±10%		110	220	μA
		operating mode ^{Note 6}	Vdd = 3.0 V ±10%		86	172	μA
	IDD4Note 5	32.768 kHz crystal oscillation	Vdd = 5.0 V ±10%		22.5	45	μA
		HALT mode ^{Note 6}	Vdd = 3.0 V ±10%		3.2	6.4	μA
	IDD5 Note 5	XT1 = V _{DD} STOP mode	Vdd = 5.0 V ±10%		1.0	30	μA
		When feedback resistor is used	Vdd = 3.0 V ±10%		0.5	10	μA
	IDD6 ^{Note 5}	XT1 = VDD	Vdd = 5.0 V ±10%		0.1	30	μA
		STOP mode When feedback resistor is not used	V _{DD} = 3.0 V ±10%		0.05	10	μA

DC Characteristics (T_A = -40 to $+85^{\circ}$ C, V_{DD} = 2.7 to 5.5 V)

Notes 1. High-speed mode operation (when the processor clock control register (PCC) is set to 00H).

- 2. Low-speed mode operation (when PCC is set to 04H).
- 3. Operation with main system clock fxx = fx/2 (when the oscillation mode select register (OSMS) is set to 00H)
- 4. Operation with main system clock fxx = fx (when OSMS is set to 01H)
- **5.** Refers to the current flowing to the V_{DD0} and V_{DD1} pins. The current flowing to the A/D converter, D/A converter, and on-chip pull-up resistor is not included.
- 6. When the main system clock operation is stopped.

AC Characteristics

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Cycle time (Min. instruction	Тсү	Operating with main system clock (fxx = 2.5 MHz) ^{Note 1}	V _{DD} = 2.7 to 5.5 V	0.8		64	μs
execution time)		Operating with main system	$3.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	0.4		32	μs
		clock (fxx = 5.0 MHz) ^{Note 2}	$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 3.5 \text{ V}$	0.8		32	μs
		Operating with subsystem clock		40 ^{Note 3}	122	125	μs
TI00 input high-/	tтіноо	$3.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$		2/fsam + 0.1 ^{Note 4}	+ + +		μs
low-level width	ttiloo	$2.7~\text{V} \leq \text{V}_{\text{DD}} < 3.5~\text{V}$		2/fsam + 0.2 ^{Note 4}		μs	
TI01 input high-/	t тіно1	VDD = 2.7 to 5.5 V		10			μs
low-level width	ttilo1						
TI1, TI2 input	fTI1	V _{DD} = 4.5 to 5.5 V		0		4	MHz
frequency				0		275	kHz
TI1, TI2 input	tтінı	V _{DD} = 4.5 to 5.5 V		100			ns
high-/low-level width	t⊤i∟1			1.8			μs
Interrupt request	tілтн	INTP0	$3.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	2/fsam + 0.1 ^{Note 4}			μs
input high-/	t INTL		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 3.5 \text{ V}$	2/fsam + 0.2 ^{Note 4}			μs
low-level width		INTP1-INTP5, P40-P47	V _{DD} = 2.7 to 5.5 V	10			μs
RESET low- level width	trsl	V _{DD} = 2.7 to 5.5 V		10			μs


(1) Basic operation (T_A = -40 to +85°C, V_{DD} = 2.7 to 5.5 V)

Notes 1. Operation with main system clock fxx = fx/2 (when the oscillation mode select register (OSMS) is set to 00H)


- **2.** Operation with main system clock fxx = fx (when OSMS is set to 01H)
- 3. Value when external clock is used. When a crystal resonator is used, it is 114 μs (MIN.)

4. Selection of fsam = fxx/2^N, fxx/32, fxx/64, and fxx/128 is possible with bits 0 and 1 (SCS0, SCS1) of the sampling clock select register (SCS) (when N= 0 to 4).

Tcy vs. VDD (@fxx = fx/2 main system clock operation)



Tcy vs. VDD (@fxx = fx main system clock operation)



(2) Read/write operation

(a) When MCS = 1, PCC2 to PCC0 = 000B (T_A = -40 to +85°C, V_{DD} = 3.5 to 5.5 V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
ASTB high-level width	t asth		0.85tcy - 50		ns
Address setup time	tads		0.85tcy - 50		ns
Address hold time	tadh		50		ns
Data input time from address	tadd1			(2.85 + 2n)tcr - 80	ns
	tadd2			(4 + 2n)tcy - 100	ns
Data input time from $\overline{\text{RD}} {\downarrow}$	trdd1			(2 + 2n)tcy - 100	ns
	trdd2			(2.85 + 2n)tcr - 100	ns
Read data hold time	trdн		0		ns
RD low-level width	trdl1		(2 + 2n)tcr - 60		ns
	trdl2		(2.85 + 2n)tcy - 60		ns
$\overline{\text{WAIT}} \downarrow$ input time from $\overline{\text{RD}} \downarrow$	trdwt1			0.85tcy - 50	ns
	trdwt2			2tcy - 60	ns
$\overline{WAIT} {\downarrow}$ input time from $\overline{WR} {\downarrow}$	twrwt			2tcy - 60	ns
WAIT low-level width	twтL		(1.15 + 2n)tcr	(2 + 2n)tcr	ns
Write data setup time	twos		(2.85 + 2n)tcr - 100		ns
Write data hold time	twdн		20		ns
WR low-level width	twrl		(2.85 + 2n)tcy - 60		ns
$\overline{\text{RD}} {\downarrow}$ delay time from $\text{ASTB} {\downarrow}$	t astrd		25		ns
$\overline{\rm WR} {\downarrow}$ delay time from ASTB ${\downarrow}$	t astwr		0.85tcy + 20		ns
ASTB ^{\uparrow} delay time from \overline{RD}^{\uparrow} at external fetch	t rdast		0.85tcy - 10	1.15ter + 20	ns
Address hold time from RD↑ at external fetch	t rdadh		0.85tcy - 50	1.15ter + 50	ns
Write data output time from $\overline{\text{RD}}$	trdwd		40		ns
Write data output time from $\overline{\rm WR} {\downarrow}$	twrwd		0	50	ns
Address hold time from $\overline{WR}{\uparrow}$	twradh		0.85tcy	1.15tcy + 40	ns
\overline{RD}^{\uparrow} delay time from $\overline{WAIT}^{\uparrow}$	twtrd		1.15tcy + 40	3.15tcy + 40	ns
WR1 delay time from WAIT1	twtwr		1.15tcy + 30	3.15tcy + 30	ns

Remarks 1. MCS: Bit 0 of the oscillation mode select register (OSMS)

- 2. PCC2 to PCC0: Bits 2 to 0 of the processor clock control register (PCC)
- **3.** tcy = Tcy/4
- 4. n indicates the number of waits.

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
ASTB high-level width	t ASTH		tcy - 80		ns
Address setup time	tads		tcy - 80		ns
Address hold time	t adh		0.4tcy - 10		ns
Data input time from address	tadd1			(3 + 2n)tcr - 160	ns
	tadd2			(4 + 2n)tcy - 200	ns
Data input time from $\overline{\text{RD}} \downarrow$	trdd1			(1.4 + 2n)tcy - 70	ns
	trdd2			(2.4 + 2n)tcy - 70	ns
Read data hold time	t RDH		0		ns
RD low-level width	trdl1		(1.4 + 2n)tcy - 20		ns
	trdl2		(2.4 + 2n)tcy - 20		ns
$\overline{\text{WAIT}} {\downarrow}$ input time from $\overline{\text{RD}} {\downarrow}$	trdwt1			tcy - 100	ns
	trdwt2			2tcy - 100	ns
$\overline{\text{WAIT}} \downarrow$ input time from $\overline{\text{WR}} \downarrow$	t wrwt			2tcy - 100	ns
WAIT low-level width	twtl.		(1 + 2n)tcr	(2 + 2n)tcr	ns
Write data setup time	twos		(2.4 + 2n)tcy - 60		ns
Write data hold time	twdн		20		ns
WR low-level width	twrl		(2.4 + 2n)tcy - 20		ns
$\overline{\text{RD}} {\downarrow}$ delay time from $\text{ASTB} {\downarrow}$	t ASTRD		0.4tcy - 30		ns
$\overline{WR} {\downarrow}$ delay time from $ASTB {\downarrow}$	t astwr		1.4tcy - 30		ns
ASTB ^{\uparrow} delay time from \overline{RD}^{\uparrow} at external fetch	trdast		tcy - 10	tcy + 20	ns
Address hold time from \overline{RD}^{\uparrow} at external fetch	trdadh		tcy - 50	tcy + 50	ns
Write data output time from \overline{RD}^{\uparrow}	trdwd		0.4tcy - 20		ns
Write data output time from $\overline{\text{WR}} \downarrow$	twrwd		0	60	ns
Address hold time from $\overline{\rm WR}^\uparrow$	twradh		tcy	tcy + 60	ns
$\overline{RD}{\uparrow}$ delay time from $\overline{WAIT}{\uparrow}$	twtrd		0.6tcy + 180	2.6tcy + 180	ns
WR↑ delay time from WAIT↑	t wtwr		0.6tcy + 120	2.6tcy + 120	ns

(b) When MCS = 0 or PCC2 to PCC0 \neq 000B (T_A = -40 to +85°C, V_{DD} = 2.7 to 5.5 V)

Remarks 1. MCS: Bit 0 of the oscillation mode select register (OSMS)

2. PCC2 to PCC0: Bits 2 to 0 of the processor clock control register (PCC)

- **3.** tcy = Tcy/4
- 4. n indicates the number of waits.

- (3) Serial interface (T_A = -40 to $+85^{\circ}$ C, V_{DD} = 2.7 to 5.5 V)
 - (a) Serial interface channel 0

(i) 3-wire serial I/O mode (SCK0... Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tксү1	$4.5~V \leq V_{DD} \leq 5.5~V$	800			ns
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.5 \text{ V}$	1,600			ns
SCK0 high-/low-level	tkh1, tkl1	VDD = 4.5 to 5.5 V	tксү1/2 – 50			ns
width			tксү1/2 − 100			ns
SI0 setup time	tsik1	$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	100			ns
(to SCK0↑)		$2.7~V \leq V_{\text{DD}} < 4.5~V$	150			ns
SI0 hold time (from SCK0↑)	tksi1		400			ns
SO0 output delay time from $\overline{SCK0}\downarrow$	tkso1	C = 100 pF ^{Note}			300	ns

Note C is the load capacitance of the $\overline{SCK0}$ and SO0 output lines.

Conditions TYP. MAX. Parameter Symbol MIN. Unit SCK0 cycle time tkCY2 $4.5~V \leq V_{\text{DD}} \leq 5.5~V$ 800 ns $2.7~V \leq V_{\text{DD}} < 4.5~V$ 1,600 ns SCK0 high-/low-level $4.5~V \leq V_{\text{DD}} \leq 5.5~V$ 400 **t**кн2, **t**кL2 ns width $2.7~V \leq V_{\text{DD}} < 4.5~V$ 800 ns SI0 setup time $2.7~V \leq V_{\text{DD}} \leq 5.5~V$ tsik2 100 ns (to SCK0↑) SI0 hold time 400 **t**KSI2 ns (from SCK0↑) $C = 100 \text{ pF}^{Note}$ 300 SO0 output delay time tkso2 ns from SCK0↓ SCK0 rise/fall time tr2, tr2 When using external device 160 ns expansion function When not using external device 1,000 ns expansion function

(ii) 3-wire serial I/O mode (SCK0... External clock input)

Note C is the load capacitance of the SO0 output line.

(iii) 2-wire serial I/O mode (SCK0... Internal clock output)

Parameter	Symbol	Co	nditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tксүз	R = 1 kΩ,	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	1,600			ns
SCK0 high-level width	tкнз	C = 100 pF ^{Note}	V _{DD} = 2.7 to 5.5 V	tксүз/2 – 160			ns
SCK0 low-level width	tкLз		V _{DD} = 4.5 to 5.5 V	tксүз/2 – 50			ns
				tксүз/2 – 100			ns
SB0, SB1 setup time	tsiкз		$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	300			ns
(to SCK0↑)			$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.5 \text{ V}$	350			ns
SB0, SB1 hold time (from SCK0↑)	tкsıз			600			ns
SB0, SB1 output delay time from $\overline{\text{SCK0}}\downarrow$	tкsoз			0		300	ns

Note R and C are the load resistance and load capacitance of the SCK0, SB0, and SB1 output lines.

(iv)	2-wire serial I/O mode (SCK0 External clock inp	out)

Parameter	Symbol	Co	onditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkCY4	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5$	5.5 V	1,600			ns
SCK0 high-level width	tкн4	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5$	5.5 V	650			ns
SCK0 low-level width	tĸL4	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5$	5.5 V	800			ns
SB0, SB1 setup time (to SCK0↑)	tsik4	V _{DD} = 2.7 to 5.5	5 V	100			ns
SB0, SB1 hold time (from SCK0↑)	tksi4			tксү4/2			ns
SB0, SB1 output delay	tkso4	R = 1 kΩ,	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$	0		300	ns
time from SCK0↓		C = 100 pF ^{Note}	$2.7~\text{V} \leq \text{V}_{\text{DD}} < 4.5~\text{V}$	0		500	ns
SCK0 rise/fall time	tr4, tf4	When using ex expansion func				160	ns
		When not using external device expansion function				1,000	ns

Note R and C are the load resistance and load capacitance of the SB0 and SB1 output lines.

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	t ксү5	$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5$.5 V	800			ns
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4$.5 V	3,200			ns
SCK0 high-/low-level	tkh5, tkl5	$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5$.5 V	tксү5/2 – 50			ns
width		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4$.5 V	tксү₅/2 – 150			ns
SB0, SB1 setup time	tsik5	$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5$.5 V	100			ns
(to SCK0↑)		$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.5 \text{ V}$		300			ns
SB0, SB1 hold time (from SCK0↑)	tksi5			tксү5/2			ns
SB0, SB1 output delay	tĸso5	R = 1 kΩ,	V _{DD} = 4.5 to 5.5 V	0		250	ns
time from $\overline{SCK0}\downarrow$		C = 100 pF ^{Note}		0		1,000	ns
SB0, SB1 \downarrow from SCK0 \uparrow	tкsв			tксү5			ns
$\overline{\text{SCK0}}\downarrow$ from SB0, SB1 \downarrow	tsвк			tксү₅			ns
SB0, SB1 high-level width	tsвн			tксү5			ns
SB0, SB1 low-level width	tsвl			tксү5			ns

(v) SBI mode (SCK0... Internal clock output) (µPD78F0058 only)

Note R and C are the load resistance and load capacitance of the SCK0, SB0, and SB1 output lines.

(vi) SBI mode (SCK0... External clock input) (µPD78F0058 only)

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tксү6	$4.5~V \le V_{\text{DD}} \le 5$.5 V	800			ns
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4$	$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.5 \text{ V}$				ns
SCK0 high-/low-level	tkh6, tkl6	$4.5~V \le V_{\text{DD}} \le 5$	$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$				ns
width		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4$.5 V	1,600			ns
SB0, SB1 setup time	tsik6	$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$		100			ns
(to SCK0↑)		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4$.5 V	300			ns
SB0, SB1 hold time (from SCK0↑)	tksi6			tксү6/2			ns
SB0, SB1 output delay	tĸso6	R = 1 kΩ,	V _{DD} = 4.5 to 5.5 V	0		300	ns
time from $\overline{SCK0}\downarrow$		$C = 100 \text{ pF}^{Note}$		0		1,000	ns
SB0, SB1 \downarrow from SCK0 \uparrow	tкsв			tксү6			ns
$\overline{\text{SCK0}}\downarrow$ from SB0, SB1 \downarrow	tsвк			tксү6			ns
SB0, SB1 high-level width	tsвн			tксү6			ns
SB0, SB1 low-level width	tsBL			tксү6			ns
SCK0 rise/fall time	tre, tre	When using external device expansion function				160	ns
When not using external devic expansion function					1,000	ns	

Note R and C are the load resistance and load capacitance of the SB0 and SB1 output lines.

Parameter	Symbol	Co	nditions	MIN.	TYP.	MAX.	Unit
SCL cycle time	t ксү7	R = 1 kΩ,	$2.7~\text{V} \leq \text{V}_\text{DD} < 5.5~\text{V}$	10			μs
SCL high-level width	tкн7	C = 100 pF ^{Note}	$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 5.5 \text{ V}$	tксү7 – 160			μs
SCL low-level width	tĸ∟7		$4.5 \text{ V} \leq \text{V}_{\text{DD}} < 5.5 \text{ V}$	tксү7 – 50			ns
			$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.5 \text{ V}$	tксү7 – 100			ns
SDA0, SDA1 setup time (to SCL [↑])	tsık7		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 5.5 \text{ V}$	200			ns
SDA0, SDA1 hold time (from SCL↓)	tksi7			0			ns
SDA0, SDA1 output delay	tkso7		$4.5 \text{ V} \leq \text{V}_{\text{DD}} < 5.5 \text{ V}$	0		300	ns
time from SCL \downarrow				0		500	ns
SDA0, SDA1↓ from SCL↑ or SDA0, SDA1↑ from SCL↑	1	-		200			ns
SCL↓ from SDA0, SDA1↓	tsвк			400			ns
SDA0, SDA1 high-level width	tsвн			500			ns

(vii) I²C bus mode (SCL... Internal clock output) (µPD78F0058Y only)

Note R and C are the load resistance and load capacitance of the SCL, SDA0, and SDA1 output lines.

(viii) I²C bus mode (SCL... External clock input) (µPD78F0058Y only)

Parameter	Symbol	Co	nditions	MIN.	TYP.	MAX.	Unit
SCL cycle time	t ксү8			1			μs
SCL high-level width	tкнв			400			ns
SDA0, SDA1 setup time (to SCL↑)	tsik8			200			ns
SDA0, SDA1 hold time (from SCL↓)	tksi8			0			ns
SDA0, SDA1 output delay	tkso8	R = 1 kΩ,	$4.5 \text{ V} \leq \text{V}_{\text{DD}} < 5.5 \text{ V}$	0		300	ns
time from SCL \downarrow		C = 100 pF ^{Note}		0		500	ns
SDA0, SDA1↓ from SCL↑ or SDA0, SDA1↑ from SCL↑				200			ns
SCL↓ from SDA0, SDA1↓	tsвк			400			ns
SDA0, SDA1 high-level width	tsвн			500			ns

Note R and C are the load resistance and load capacitance of the SDA0 and SDA1 output lines.

(b) Serial interface channel 1

(i) 3-wire serial I/O mode (SCK1...Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tксүэ	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$	800			ns
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.5 \text{ V}$	1,600			ns
SCK1 high-/low-level width	tкнэ, tкlэ	V _{DD} = 4.5 to 5.5 V	tксүэ/2 – 50			ns
			tксүҙ/2 – 100			ns
SI1 setup time (to SCK1↑)	tsik9	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$	100			ns
		$2.7~\text{V} \leq \text{V}_{\text{DD}} < 4.5~\text{V}$	150			ns
SI1 hold time (from $\overline{\text{SCK1}}$)	tksi9		400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	tĸso9	C = 100 pF ^{Note}			300	ns

Note C is the load capacitance of the $\overline{SCK1}$ and SO1 output lines.

(ii) 3-wire serial I/O mode (SCK1...External clock input)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tkCY10	$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$		800			ns
		$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.5 \text{ V}$		1,600			ns
SCK1 high-/low-level width	tkh10, tkl10	$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$		400			ns
		$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.5 \text{ V}$		800			ns
SI1 setup time (to SCK1↑)	tsik10	V _{DD} = 2.7 to 5.5 V		100			ns
SI1 hold time (from $\overline{\text{SCK1}}$)	t кіs10			400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	t KSO10	C = 100 pF ^{Note} V _{DD} = 2.7 to 5.5 V				300	ns
SCK1 rise/fall time	t R10, t F10	When using external device expansion function				160	ns
		When not using external device expansion function				1,000	ns

Note C is the load capacitance of the SO1 output line.

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	t ксү11	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$	800			ns
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.5 \text{ V}$	1,600			ns
SCK1 high-/low-level width	t кн11, t кL11	V _{DD} = 4.5 to 5.5 V	tксү11/2 — 50			ns
			tксү11/2 – 100			ns
SI1 setup time (to SCK1↑)	tsik11	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$	100			ns
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.5 \text{ V}$	150			ns
SI1 hold time (from $\overline{\text{SCK1}}$)	t KSI11		400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	t KSO11	C = 100 pF ^{Note}			300	ns
STB↑ from SCK1↑	tsвd		tксү11/2 – 100		tkcy11/2 + 100	ns
Strobe signal high-level width	tsвw	$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 5.5 \text{ V}$	tксү11 – 30		tксүлл + 30	ns
Busy signal setup time (to busy signal detection timing)	tBYS		100			ns
Busy signal hold time	tвүн	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$	100			ns
(from busy signal detection timing)		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.5 \text{ V}$	150			ns
$\overline{\text{SCK1}}\downarrow$ from busy inactive	tsps				2tксү11	ns

(iii) 3-wire serial I/O mode with automatic transmit/receive functio	n (SCK1Internal clock output)
--	-------------------------------

Note C is the load capacitance of the $\overline{SCK1}$ and SO1 output lines.

(iv) 3-wire serial I/O mode with automatic transmit/receive function (SCK1...External clock input)

Parameter	Symbol	Con	ditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	t ксү12	$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5$	V	800			ns
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.5$	V	1,600			ns
SCK1 high-/low-level width	t кн12,	$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5$	V	400			ns
	t KL12	$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.5$	V	800			ns
SI1 setup time (to SCK1↑)	t siк12	V _{DD} = 2.7 to 5.5 V		100			ns
SI1 hold time (from $\overline{\text{SCK1}}$)	t KSI12			400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	t кs012	C = 100 pF ^{Note}	V _{DD} = 2.7 to 5.5 V			300	ns
SCK1 rise/fall time	t R12, t F12	When using external device expansion function				160	ns
		When not using e expansion function				1,000	ns

Note C is the load capacitance of the SO1 output line.

(c) Serial interface channel 2

(i) 3-wire serial I/O mode (SCK2...Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK2 cycle time	t ксү13	$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	800			ns
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.5 \text{ V}$	1,600			ns
SCK2 high-/low-level width	t кн13,	V _{DD} = 4.5 to 5.5 V	tксү13/2 — 50			ns
	tĸ∟13		tксү13/2 – 100			ns
SI2 setup time (to SCK2↑)	tsik13	$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	100			ns
		$2.7~V \leq V_{\text{DD}} < 4.5~V$	150			ns
SI2 hold time (from $\overline{SCK2}$)	tksi13		400			ns
SO2 output delay time from $\overline{\text{SCK2}}\downarrow$	tkso13	C = 100 pF ^{Note}			300	ns

Note C is the load capacitance of the SO2 output line.

(ii) 3-wire serial I/O mode (SCK2...External clock input)

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
SCK2 cycle time	t ксү14	$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5$	V	800			ns
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.5$	V	1,600			ns
SCK2 high-/low-level width	t кн14,	$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5$	V	400			ns
	t KL14	$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.5$	V	800			ns
SI2 setup time (to SCK2↑)	tsik14	VDD = 2.7 to 5.5 \	V _{DD} = 2.7 to 5.5 V				ns
SI2 hold time (from $\overline{\text{SCK2}}$)	t KSI14			400			ns
SO2 output delay time from $\overline{\text{SCK2}}\downarrow$	tkso14	C = 100 pF ^{Note}	VDD = 2.7 to 5.5 V			300	ns
SCK2 rise/fall time	t R14,	Other than below				160	ns
	tF14	V _{DD} = 4.5 to 5.5 V When not using external device expansion function				1	μs

Note C is the load capacitance of the SO2 output line.


(iii) UART mode (Dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		$4.5 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			78,125	bps
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.5 \text{ V}$			39,063	bps


(iv) UART mode (External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
ASCK cycle time	tксү15	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$	800			ns
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.5 \text{ V}$	1,600			ns
ASCK high-/low-level width	tĸн15, tĸ∟15	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$	400			ns
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.5 \text{ V}$	800			ns
Transfer rate		$4.5~V \leq V_{\text{DD}} \leq 5.5~V$			39,063	bps
		$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.5 \text{ V}$			19,531	bps
ASCK rise/fall time	tr15, tr15	V_{DD} = 4.5 to 5.5 V, when not using external device expansion function.			1,000	ns
					160	ns


AC Timing Measurement Points (Excluding X1, XT1 Inputs)




Clock Timing



TI Timing




Interrupt Request Input Timing




Read/Write Operation


External fetch (no wait):




External fetch (wait insertion):



External data access (no wait):




External data access (wait insertion):




Serial Transfer Timing

3-wire serial I/O mode:




n = 2, 10, 14


2-wire serial I/O mode:




SBI mode (bus release signal transfer):




SBI mode (command signal transfer):




I²C bus mode :



3-wire serial I/O mode with automatic transmit/receive function:




3-wire serial I/O mode with automatic transmit/receive function (busy processing):



Note The signal is not actually driven low here; it is shown as such to indicate the timing.

UART mode (external clock input):



A/D Converter Characteristics (TA = -40 to +85°C, VDD = 2.7 to 5.5 V, AVss = Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Overall errorNote 1		$2.7 \text{ V} \leq \text{AV}_{\text{REF0}} < 4.5 \text{ V}$			±1.0	%
		$4.5 \text{ V} \leq \text{AV}_{\text{REF0}} < 5.5 \text{ V}$			±0.6	%
Conversion time	Тсолу	$2.7 \text{ V} \leq \text{AV}_{\text{REF0}} < 5.5 \text{ V}$	16		100	μs
Analog input voltage	VIAN		AVss		AV _{REF0}	V
Reference voltage	AV _{REF0}		2.7		Vdd	V
AVREF0 current	IREFO	When A/D converter is operating ^{Note 2}		500	1,500	μA
		When A/D converter is not operatingNote 3		0	3	μA

Notes 1. Excludes quantization error ($\pm 1/2$ LSB). This value is indicated as a ratio to the full-scale value.

2. The current flowing to the AVREF0 pin when bit 7 (CS) of the A/D converter mode register (ADM) is 1.

3. The current flowing to the AVREFO pin when bit 7 (CS) of the A/D converter mode register (ADM) is 0.

D/A Converter Characteristics (TA = -40 to +85°C, VDD = 2.7 to 5.5 V, AVss = Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution					8	bit
Overall error		$R = 2 M\Omega^{Note 1}$			±1.2	%
		$R = 4 M\Omega^{Note 1}$			±0.8	%
		$R = 10 M\Omega^{Note 1}$			±0.6	%
Settling time		C = 30 pF ^{Note 1}			15	μs
Output resistance	Ro	Note 2		8		kΩ
Analog reference voltage	AV _{REF1}		1.8		Vdd	V
AVREF1 current	IREF1	Note 2			2.5	mA
Resistance between AVREF1 and AVSS	RAIREF1	DACS0, DACS1 = 55H ^{Note 2}	4	8		kΩ

Notes 1. R and C are the D/A converter output pin load resistance and load capacitance, respectively.

2. Value for one D/A converter channel


Remark DACS0 and DACS1: D/A conversion value setting registers 0, 1

Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics ($T_A = -40$ to $+85^{\circ}C$)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention power supply voltage	Vdddr		1.8		5.5	V
Data retention power supply current	Idddr	V _{DDDR} = 1.8 V Subsystem clock stop and feed-back resistor disconnected		0.1	10	μA
Release signal set time	t SREL		0			μs
Oscillation stabilization	twait	Release by RESET		217/fx		ms
wait time		Release by interrupt request		Note		ms

- **Note** Selection of 2¹²/fxx and 2¹⁴/fxx to 2¹⁷/fxx is possible with bits 0 to 2 (OSTS0 to OSTS2) of the oscillation stabilization time select register (OSTS).
- Remarkfxx: Main system clock frequency (fx or fx/2)fx:Main system clock oscillation frequency

Data Retention Timing (STOP Mode Release by RESET)



Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Request Signal)



Flash Memory Programming Characteristics (V_{DD} = 2.7 to 5.5 V, T_A = 10 to 40°C)

(1) Write/delete characteristics

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Write current (V _{DD} pin) ^{Note 1}	toow	When $V_{PP} = V_{PP1}$	5.0 MHz crystal oscillation operation mode (fxx = 2.5 MHz) ^{Note 2}			15.5	mA
			5.0 MHz crystal oscillation operation mode (fxx = 5.0 MHz) ^{Note 3}			28.7	mA
Write current (V _{PP} pin) ^{Note 1}	Ippw	When $V_{PP} = V_{PP1}$	5.0 MHz crystal oscillation operation mode (fxx = 2.5 MHz) ^{Note 2}			19.5	mA
			5.0 MHz crystal oscillation operation mode (fxx = 5.0 MHz) ^{Note 3}			32.7	mA
Delete current (V _{DD} pin) ^{Note 1}	Idde	When VPP = VPP1	5.0 MHz crystal oscillation operation mode (fxx = 2.5 MHz) ^{Note 2}			15.5	mA
			5.0 MHz crystal oscillation operation mode (fxx = 5.0 MHz) ^{Note 3}			28.7	mA
Delete current (VPP pin)Note 1	IPPE	When VPP = VPP1				100	mA
Unit delete time	ter			0.5	1	1	s
Total delete time	t era					20	S
Number of overwrite	CWRT	Delete and write ar	e counted as one cycle			20	times
VPP power supply voltage	Vpp0	In normal mode		0		0.2 Vdd	V
	V _{PP1}	At flash memory pr	ogramming	9.7	10.0	10.3	V


Notes 1. 1. AVREF current and Port current (current flowing to internal pull-up resistor) are not included.

- When main system clock is operating at fxx = fxx/2 (when oscillation mode selection resistor (OSMS) is set to 00H).
- **3.** When main system clock is operating at fxx = fxx (when OSMS is set to 01H).

2) Serial write operation characteristics


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
VPP setup time	t PSRON	VPP high voltage	1.0			μs
V _{PP} ↑ setup time from V _{DD} ↑	t DRPSR	VPP high voltage	1.0			μs
$\overline{\text{RESET}} \uparrow$ setup time from $V_{\text{PP}} \uparrow$	t PSRRF	VPP high voltage	1.0			μs
V_{PP} count start time from $\overline{\text{RESET}} \uparrow$	t rfcf		1.0			μs
Count execution time	tcount				2.0	ms
VPP counter high-level width	tсн		8.0			μs
VPP counter low-level width	tc∟		8.0			μs
VPP counter noise elimination width	t NFW			40		ns

Flash Write Mode Setting Timing



8. PACKAGE DRAWINGS

80-PIN PLASTIC QFP (14x14)




NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	17.20+0.20
B	14.00±0.20
С	14.00±0.20
D	17.20±0.20
F	0.825
G	0.825
Н	0.32±0.06
I	0.13
J	0.65 (T.P.)
К	1.60±0.20
L	0.80±0.20
М	$0.17\substack{+0.03 \\ -0.07}$
N	0.10
Р	1.40±0.10
Q	0.125±0.075
R	$3^{\circ+7^{\circ}}_{-3^{\circ}}$
S	1.70 MAX.
	P80GC-65-8BT-1

80 PIN PLASTIC TQFP (FINE PITCH) (12x12)




NOTE

Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
А	14.00±0.20
В	12.00±0.20
С	12.00±0.20
D	14.00±0.20
F	1.25
G	1.25
Н	$0.22^{+0.05}_{-0.04}$
I	0.10
J	0.50 (T.P.)
К	1.00±0.20
L	0.50±0.20
М	$0.145^{+0.055}_{-0.045}$
N	0.10
Р	1.05±0.07
Q	0.10±0.05
R	5°±5°
S	1.27 MAX.
	P80GK-50-BE9-6

* 80-PIN PLASTIC TQFP (FINE PITCH) (12x12)



NOTE

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	14.0±0.2
В	12.0±0.2
С	12.0±0.2
D	14.0±0.2
F	1.25
G	1.25
Н	0.22±0.05
I	0.08
J	0.5 (T.P.)
К	1.0±0.2
L	0.5
М	0.145±0.05
Ν	0.08
Р	1.0
Q	0.1±0.05
R	$3^{\circ + 4^{\circ}}_{-3^{\circ}}$
S	1.1±0.1
Т	0.25
U	0.6±0.15
	P80GK-50-9EU-1

9. RECOMMENDED SOLDERING CONDITIONS

The μ PD78F0058 and 78F0058Y should be soldered and mounted under the following recommended conditions.

For the details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

Table 9-1. Surface Mounting Type Soldering Conditions

 μ PD78F0058GC-8BT : 80-pin plastic QFP (14 × 14 mm) μ PD78F0058YGC-8BT : 80-pin plastic QFP (14 × 14 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Twice or less	IR35-00-2
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: Twice or less	VP15-00-2
Wave soldering	Solder bath temperature: 260°C max., Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	-

Caution Do not use different soldering methods together (except for partial heating).

μ PD78F0058GK-BE9:80-pin plastic TQFP (12 × 12 mm, resin thickness 1.05 mm) μ PD78F0058YGK-BE9:80-pin plastic TQFP (12 × 12 mm, resin thickness 1.05 mm)

Soldering	Soldering Conditions	Recommended
Method		Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher),	IR35-107-2
	Count: Twice or less, Exposure limit: 7 days ^{Note}	
	(after 7 days, prebake at 125°C for 10 hours)	
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher),	VP15-107-2
	Count: Twice or less, Exposure limit: 7 days ^{Note}	
	(after 7 days, prebake at 125°C for 10 hours)	
Wave soldering	_	_
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

μ PD78F0058GK-9EU : 80-pin plastic TQFP (12 \times 12 mm, resin thickness 1.0 mm) μ PD78F0058YGK-9EU : 80-pin plastic TQFP (12 \times 12 mm, resin thickness 1.0 mm)

Soldering	Soldering Conditions	Recommended
Method		Condition Symbol
Infrared reflow	Undefined	Undefined
VPS	Undefined	Undefined
Wave soldering	Undefined	Undefined
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	_

 \star

APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using the μ PD780058, 780058Y Subseries.

Also, refer to (5) Cautions on using development tools.

(1) Language processing software

RA78K0	Assembler package common to the 78K/0 Series	
CC78K0	C compiler package common to the 78K/0 Series	
DF780058	Device file for the μ PD780058, 780058Y Subseries	
CC78K0-L	C compiler library source file common to the 78K/0 Series	

(2) Flash memory writing tools

Flashpro III (Part number: FL-PR3, PG-FL3)	Dedicated flash programmer for microcontrollers incorporating flash memory	
FA-80GC-8BT FA-80GK FA-80GK-9EU	Adapter for flash memory writing	

(3) Debugging tools

• When using the IE-78K0-NS in-circuit emulator

In-circuit emulator common to the 78K/0 Series	
Power supply unit for IE-78K0-NS	
Performance board to enhance and expand the functions of the IE-78K0-NS	
Adapter used when a PC-9800 series PC (except notebook PC) is used as the host machine (C bus supported)	
PC card and interface cable used when a PC-9800 series notebook PC is used as the host machine (PCMCIA socket supported)	
Adapter necessary when an IBM PC/AT TM -compatible is used as the host machine (ISA bus supported)	
Interface adapter necessary when using a PC with PCI bus as the host machine	
Emulation board common to the μ PD780308 Subseries	
Emulation probe for 80-pin plastic QFP (GC-8BT type)	
Emulation probe for 80-pin plastic TQFP (GK-BE9, GK-9EU type)	
Conversion adapter to connect the NP-80GK and a target system board on which 80-pin plastic TQFP (GK-BE9, GK-9EU type) can be mounted	
Socket to be mounted on a target system board made for 80-pin plastic QFP (GC-8BT type)	
Integrated debugger for IE-78K0-NS	
System simulator common to the 78K/0 Series	
Device file for the μ PD780058, 780058Y Subseries	

• When using the IE-78001-R-A in-circuit emulator

IE-78001-R-A	In-circuit emulator common to the 78K/0 Series
IE-70000-98-IF-C	Adapter used when PC-9800 series PC (except notebook type) is used as host machine (C bus supported)
IE-70000-PC-IF-C	Interface adapter when using IBM PC/AT-compatible as the host machine (ISA bus supported)
IE-78000-R-SV3	Interface adapter and cable used when EWS is used as the host machine
IE-780308-NS-EM1 IE-780308-R-EM	Emulation board common to the μ PD780308 Subseries
IE-78K0-R-EX1	Emulation probe conversion board necessary when using the IE-780308-NS-EM1 on the IE-78001-R-A.
EP-78230GC-R	Emulation probe for 80-pin plastic QFP (GC-8BT type)
EP-78054GK-R	Emulation probe for 80-pin plastic TQFP (GK-BE9, GK-9EU type)
TGK-080SDW	Conversion adapter to connect the EP-78054GK-R and a target system on which an 80- pin plastic TQFP (GK-BE9, GK-9EU type) can be mounted
EV-9200GC-80	Socket to be mounted on a target system board made for 80-pin plastic QFP (GC-8BT type)
ID78K0	Integrated debugger for IE-78001-R-A
SM78K0	78K/0 Series common system simulator
DF780058	Device file for the μ PD780058, 780058Y Subseries

(4) Real-time OS

RX78K/0	Real-time OS for the 78K/0 Series
MX78K0	OS for the 78K/0 Series

(5) Cautions on using development tools

- The ID78K0-NS, ID78K0, and SM78K0 are used in combination with the DF780058.
- The CC78K0 and RX78K/0 are used in combination with the RA78K0 and DF780058.
- The FL-PR3, FA-80GC-8BT, FA-80GK, FA80GK-9EU, NP-80GC, and NP-80GK are products of Naito Densei Machida Mfg. Co., Ltd. (TEL: +81-44-822-3813). Contact an NEC distributor regarding the purchase of these products.
- TGK-080SDW is a product made by Tokyo Eletech Corp.

For further information, contact Daimaru Kogyo, Ltd.

Electronics Department (Tokyo) (TEL: +81-3-3820-7112)

Electronics 2nd Department (Osaka) (TEL: +81-6-6244-6672)

- For third-party development tools, see the Single-Chip Microcontroller Development Tool Selection Guide (U11069E)
- The host machine and OS suitable for each software are as follows:

Host Machine [OS]	PC	EWS
	PC-9800 Series [Japanese Windows™]	HP9000 series 700 [™] [HP-UX [™]]
	IBM PC/AT-compatible	SPARCstation [™] [SunOS [™] ,Solaris [™]]
Software	[Japanese/English Windows]	NEWS [™] (RISC) [NEWS-OS [™]]
RA78K0	√Note	\checkmark
CC78K0	√Note	\checkmark
ID78K0-NS	\checkmark	-
ID78K0	\checkmark	\checkmark
SM78K0	\checkmark	-
RX78K/0	√Note	\checkmark
MX78K0	\sqrt{Note}	\checkmark

Note DOS-based software

***** APPENDIX B. RELATED DOCUMENTS

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents Related to Devices

Document Name Document N		ment No.
	Japanese	English
μPD780058, 780058Y Subseries User's Manual	U12013J	U12013E
μPD780053, 780054, 780055, 780056, 780058 Data Sheet	U12182J	U12182E
μPD78F0058, 78F0058Y Data Sheet	U12092J	This document
78K/0 Series User's Manual - Instruction	U12326J	U12326E
78K/0 Series Instruction Table	U10903J	-
78K/0 Series Instruction Set	U10904J	-
78K/0, 78K/0S Series Flash Memory Write Application Note	U14458J	U14458E

Documents Related to Development Tools (User's Manuals)

Document Name		Document No.	
		Japanese	English
RA78K0 Assembler Package	Operation	U11802J	U11802E
	Assembly Language	U11801J	U11801E
	Structured Assembly Language	U11789J	U11789E
RA78K Series Structured Assembler Preprocessor		U12323J	EEU-1402
CC78K0 C Compiler	Operation	U11517J	U11517E
	Language	U11518J	U11518E
IE-78K0-NS	·	U13731J	U13731E
IE-78001-R-EM		To be prepared	To be prepared
IE-780308-NS-EM1		To be prepared	To be prepared
IE-780308-R-EM		U11362J	U11362E
EP-78230		EEU-985	EEU-1515
EP-78054GK-R		U13630J	-
SM78K0 System Simulator Windows Based	Reference	U10181J	U10181E
SM78K Series System Simulator	External Part User Open Interface Specifications	U10092J	U10092E
ID78K0-NS Integrated Debugger Windows Based	Reference	U12900J	U12900E
ID78K0 Integrated Debugger EWS Based	Reference	U11151J	-
ID78K0 Integrated Debugger PC Based	Reference	U11539J	U11539E
ID78K0 Integrated Debugger Windows Based	Guide	U11649J	U11649E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

Documents Related to Embedded Software (User's Manuals)

Document Name		Document No.	
		Japanese	English
78K/0 Series Real-Time OS	Fundamentals	U11537J	U11537E
	Installation	U11536J	U11536E
78K/0 Series OS MX78K0	Fundamental	U12257J	U12257E

Other Related Documents

Document Name	Document No.	
	Japanese	English
SEMICONDUCTORS SELECTION GUIDE Products & Packages (CD-ROM)	X13769X	
Semiconductor Device Mounting Technology Manual	C10535J	C10535E
Quality Grades on NEC Semiconductor Devices	C11531J	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983J	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892J	C11892E
Guide to Microcomputer-Related Products by Third Party	U11416J	_

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

NOTES FOR CMOS DEVICES -

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

2 HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Purchase of NEC I²C components conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

· Device availability

NEC

- · Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.l.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A. Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A.

Spain Office Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860

NEC Electronics (Germany) GmbH Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd. Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd. United Square, Singapore 1130 Tel: 65-253-8311 Fax: 65-250-3583

NEC Electronics Taiwan Ltd. Taipei, Taiwan Tal: 02-2710-2377

Tel: 02-2719-2377 Fax: 02-2719-5951

NEC do Brasil S.A.

Electron Devices Division Rodovia Presidente Dutra, Km 214 07210-902-Guarulhos-SP Brasil Tel: 55-11-6465-6810 Fax: 55-11-6465-6829

J99.1

FIP and IEbus are trademarks of NEC Corporation.

Windows is either a registered trademark or trademark of Microsoft Corporation in the United States and/ or other countries.

PC/AT is a trademark of International Business Machines Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

NEWS and NEWS-OS are trademarks of Sony Corporation.

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
 rights of third parties by or arising from use of a device described herein or any other liability arising from use
 of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
 intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.